























Figur 1




Figur 2




Figur 3

SET-Sequenz für Ausgangszustand	input A = 0 (0) input B = 0 (0)	input A = 0 (0) input B = 1 (1)	input A = 1 (1) input B = 0 (0)	input A = 1 (1) input B = 1 (1)	Logiktablelle															
 A, B, C = +1 A, B = +1	 R = high (0)	 R = low (1)	 R = low (1)	 R = low (1)	<table><tr><th>A</th><th>B</th><th>out</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> OR	A	B	out	0	0	0	1	0	1	0	1	1	1	1	1
A	B	out																		
0	0	0																		
1	0	1																		
0	1	1																		
1	1	1																		
 A, B, C = +1 A, B = -1	 R = high (0)	 R = high (0)	 R = high (0)	 R = low (1)	<table><tr><th>A</th><th>B</th><th>out</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> AND	A	B	out	0	0	0	1	0	0	0	1	0	1	1	1
A	B	out																		
0	0	0																		
1	0	0																		
0	1	0																		
1	1	1																		
 A, B, C = -1 A, B = +1	 R = low (1)	 R = high (0)	 R = high (0)	 R = high (0)	<table><tr><th>A</th><th>B</th><th>out</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> NOR	A	B	out	0	0	1	1	0	0	0	1	0	1	1	0
A	B	out																		
0	0	1																		
1	0	0																		
0	1	0																		
1	1	0																		
 A, B, C = -1 A, B = -1	 R = low (1)	 R = low (1)	 R = low (1)	 R = high (0)	<table><tr><th>A</th><th>B</th><th>out</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table> NAND	A	B	out	0	0	1	1	0	1	0	1	1	1	1	0
A	B	out																		
0	0	1																		
1	0	1																		
0	1	1																		
1	1	0																		


Figur 4




Figur 5



Figur 6



Figur 7

Figur 8
(Stand der Technik)